Percorso:OKDatasheet > Tutti i fornitori > Lattice Scheda > PLSI3256-50LG
PLSI3256-50LG specifiche: High density programmable logic, 128 I/O pins, 11000 PLD gates, 384 registers, 57MHz
Percorso:OKDatasheet > Tutti i fornitori > Lattice Scheda > PLSI3256-50LG
PLSI3256-50LG specifiche: High density programmable logic, 128 I/O pins, 11000 PLD gates, 384 registers, 57MHz
Fabbricante : Lattice
Viaggi : CPGA
Pins : 167
Temperatura : Min 0 °C | Max 70 °C
Dimensione : 1126 KB
Applicazione : High density programmable logic, 128 I/O pins, 11000 PLD gates, 384 registers, 57MHz